METHOD FOR PRODUCING WIRING SUBSTRATE

BACKGROUND OF THE INVENTION

1. Field of the Invention

5

10

15

20

25

30

35

The invention relates to a method for producing a wiring substrate. More particularly, the invention relates to a method for producing a wiring substrate provided with connecting bumps and wiring patterns by the use of a base made of a metal.

2. Description of the Related Art

As a method of producing a wiring substrate, there is a method in which bumps to be subsequently connected to electrodes of a semiconductor element and a wiring pattern connected to the bumps are formed on one side of a base made of a metal, typically copper, and the base is then dissolved for removal, to thereby produce a wiring substrate, as described in JP 2000-323613 A and JP 2002-83893 A.

For the formation of the wiring pattern on a base, a common method for producing a wiring substrate can be applied. For example, a method for forming a wiring layer having a given pattern by forming an insulating layer on a base, forming via holes in the insulating layer, subsequently forming a plating seed layer on the surface of the insulating layer and on the interior faces of the via holes, carrying out electroplating using the base as an power supply layer for the plating to thereby forming a conductor layer on the surface of the insulating layer and on the interior faces of the via holes, and etching the conductor layer, may be used.

As a method for forming bumps to be connected to electrodes of a semiconductor element by plating during the manufacture of a wiring substrate using a base, there is a method for forming protruding solder bumps by concavely etching a surface of a base at the

```
locations corresponding to bumps; carrying out
                               locations corresponding to pumps; carrying out power using the base as an power to be base as an account to be base as account to be base as an account to be base as acc
                                                                     supply layer for the plating to thereby fill the and then concavities the hase for removal.
                                                  electroplating or the plating to thereby fill the supply layer formed in the plating to the plat
                                                                                                                              when the solder bumps are formed in the solder bumps are formed in the electrodes of wiring to electrodes of a wiring the locations corresponding to electrodes of a wiring the locations for the manufacture of a wiring substrate at the locations for the manufacture of a wiring substrate at the locations of the manufacture of a wiring substrate at the locations of the manufacture of a wiring substrate at the locations of the manufacture of a wiring substrate at the locations of the manufacture of a wiring substrate at the locations of the manufacture of a wiring substrate at the locations of the manufacture of a wiring substrate at the locations of the manufacture of a wiring substrate at the locations of the manufacture of a wiring substrate at the locations of the manufacture of the locations of the manufacture of the locations of the locations
                                                                                                                                                        substrate at the locations for the manufacture formation a semiconductor the hase. high precision huma formation a semiconductor the hase.
                                                                                               dissolving the base for removal.
                                                                                                                                                                           a semiconductor the base, small size of the electrode and substrate using the base of the small size of the base of the substrate using the base of the small size of the shall shall size of the shall shal
                                                                                                                                                                                              substrate using the base small size of the electrode and the small size of the electrode and the small size of the electrode and the small size of the alectrode and the small size of the alectrode and the small size of the electrode and the small size of the electrode and the small size of the electrode and the electrode and the small size of the electrode and the electrode and the small size of the electrode and the elect
                                                                                                                                                                                                                    Is needed because of the small size of the electrodes, and the the small distance between alantrode has a small contact the small distance to the alantrode has a small the small he in he
                                                                                                                                                                                                                                 the small distance between adjacent electrodes; and the electrodes; and the bump to be joined to the herause of ite warm email and bump with the emarks herause of
                                                                                                                                                                                                                                                          bump to be joined to the electrode has a small contact with the electrode has a small size, wi area with the substrate because of its very small size, wi area with the substrate because in ining the substrate area with the substrate of ining the substrate area with he area with he area with he area with he area.
                                                                                                                                                                                                                                                                          area with the substrate because of its very small size, with with the substrate with which may lead to a problem of joining the solder human.
5
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           Dump. manufacture of a wiring substrate using
                                                                                                                                                                                                                                                                                                                                          In the manufacture of a wiring substrate using the manufacture of a wiring substrate out is carried out treatment is carried out heat treatment an inculation heat and cure an inculation a base, as described above, heat and cure an inculation in order to.
                                                                                                                                                                                                                                                                                                                                                             a pase, as described above, heat and cure an insulating heat and cure an insulating heat and cure an insulating are for example, heat the insulation of the 
                                                                                                                                                                                                                                                                                                                                                                                In order to, the formation of the case where a wiring layer and cure an insulating layer a wiring the formation of the case where a wiring layer during the hase. In the case where a wiring hase in the hase.
                                                                                                                                                                                                                                                                                                                                                                                                   Layer during the formation of the insulating layer and a there is formed the base. In the case where a there is formed wiring pattern on the base humae is formed wiring pattern arounded with enlarge the provided with enlarge the provided with enlarge the provided with enlarge the provided with the enlarge the enlarge
                                                                               10
                                                                                                                                                                                                                                                                                                                                                                                                                            Wiring pattern on the base. In the case where a wiring is formed, there is solder bumps is formed, is with solder bumps and a conder human is substrate provided with substrat
                                                                                                                                                                                                                                                                                                             the solder bump.
                                                                                                                                                                                                                                                                                                                                                                                                                                                               a problem that the surface of the solder bump is believed that the surface of the solder treatment. The hase and tin discolored during conner (CII) used for the hase this is because conner this is herause conner this
                                                                                                                                                                                                                                                                                                                                                                                                                                            substrate provided with solder the solder that the surface of the solder that the substrate provided with solder that the surface of the solder that the substrate provided with solder that the substrate provided with solder the solder that the substrate provided with solder that the substrate provided with solder the solder that the substrate provided with the s
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     discolored during the neat treatment. It is believed the base and form a discolored during the neat treatment. The base and form a the solder minimally diffuse to thereby the thereby the thereby the thereby the thereby the solder minimally diffuse to the
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           this is because copper mutually diffuse, the solder mutually diffuse, the solder mutually diffuse herween the solder form the solder mutually diffuse.
                                                                                                                                                                                    15
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           (Sn) In the solder mutually diffuse to thereby form a diffuse to thereby form a the solder mutually diffuse between the solder and interface between the impaire the interface huma surface impaire the compound phase at the hare disconnected the hare
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 compound phase at the interface between the solder and the impairs for the base. The human and also causes or chief the human and also causes or chief the human and also causes or cause or causes or causes or cause or cause or
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    the base. The discolored solder bump surface impairs the connection and also causes problems connection and also causes problems connection and also causes problems and connection and also causes problems connection and also causes problems of the electrical connection appearance of the reliability of the electrical connection appearance of the el
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        appearance of the bump, and also causes problems of, tor and also causes problems of, tor connection and also causes problems of, tor causes problems of, the causes problems of the cause problems of th
                                                                                                                                                                                                                                                                                       20
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   SUMMARY OF THE INVENTION is to provide a method invention inv
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              between the solder number of the solder bumps and electrodes.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          An opject of the invention is to provide a method which secures the substrate, which secures and a substrate, the substrate and a for producing a wiring hetween the substrate and a substrate a substrate and a substrate a substrate and a substrate a substrate and a substrate a substrate a substrate and a substrate a substrate and a substrate a substrate and a substrate a substrate a substrate a substrate a substrate and a substrate a subst
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             tor producing a wiring substrate, which secures the substrate and a corproducing a wiring between the substrate and a corproducing a connection between the substrate and corproducing a connection between the substrate and corproducing a connection between the connection between the connection between the connection between the connection and corproducing a connection con
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                electrical connection petween the substrate and a and can be produced easily and can be produced easily semiconductor element; semiconductor element; semiconductor high raliability
                                                                                                                                                                                                                                                                                                                                                                                               25
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         nigh reliability. invention, there is provided a According to the invention, there is provided a
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               30
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         With high reliability.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    35
```

5

10

15

20

25

30

35

method for producing a wiring substrate provided with bumps protruding from a surface of the substrate, the method comprising the steps of: covering one side of a metallic base with an electrical insulating film and forming open holes in the insulating film so as to expose at the bottoms thereof the base, etching the base using the insulating film having the open holes formed as a mask to form concavities in the base, electroplating the interior face of each of the concavities using the base as a plating power supply layer to form a barrier metal film on the interior face of each concavities, filling the concavities with a material for the bump by electroplating using the base as a plating power supply layer, forming a barrier layer on the surface of the material for the bump filled in each of the concavities using the base as a plating power supply layer, forming a stack of a predetermined number of wiring patterns on the insulating film, the adjacent wiring patterns in the stack being separated from each other by an intervening insulating layer and being connected to each other through vias formed in the intervening insulating layer, and the wiring patterns being electrically connected to the material for the bump filled in the concavities, removing the base from the stack of wiring patterns having bumps each having the barrier metal film, and removing the barrier metal film from each of the bumps.

Preferably, a large-sized metallic foil is used as the base, for simultaneous production of a plurality of wiring substrates.

Preferably, two metallic bases laminated by joining them by adhering the peripheries thereof are used, and the opposed sides of the laminate are covered with the electrical insulating film.

Preferably, open holes are formed in the insulating film so as to have tapered interior faces providing a larger diameter at the opening side rather than at the bottom exposing the base.

Preferably, the etching used to etch the base for the formation of the concavities is isotropic, and each of the concavities is formed to have a diameter at the interface with the insulating film, which is larger than the bottom diameter of the hole provided in the insulating film.

Preferably, the concavities are filled with the material for the bump in such a manner that the material fully fills the concavity, and partially protrudes into the open hole in the insulating film.

Preferably, the base is made of copper.

More preferably, the base is a foil of copper.

Preferably, the base is removed by etching.

Preferably, the bumps are formed of solder or gold.

Preferably, the barrier metal film is formed of nickel or cobalt.

Preferably, the barrier layer on the surface of the material for bump filled in each concavity is formed of nickel.

20 BRIEF DESCRIPTION OF THE DRAWINGS

5

10

15

25

30

35

The above and other objects and advantages of the invention will be well understood and appreciated by a person with ordinary skill in the art, from consideration of the following detailed description made by referring to the attached drawings, wherein:

Figs. 1A to 1M illustrate an embodiment of the method for producing a wiring substrate of the invention, and

Fig. 2 shows a semiconductor device in which a semiconductor element is mounted on a wiring substrate made according to the method of the invention.

DETAILED DESCRIPTION OF THE INVENTION

Figs. 1A to 1M illustrate an embodiment of the invention, which represents the production of a wiring substrate provided with solder bumps on which a semiconductor element is to be mounted.

In this embodiment, a wiring substrate is produced

by laminating two sheet-like bases made of a metal, forming solder bumps and wiring patterns on one side of each of the bases, dividing the laminated bases into two, and then dissolving each base for removal. The manufacturing process of the wiring substrate will now be described.

As shown in Fig. 1A, the opposed sides of the laminate of two bases 10, which form a core, are respectively covered with an insulating layer 12 exhibiting electrically insulating properties. The insulating layer 12 may be formed by laminating a electrically insulative resin film, such as a film of polyimide, to the base 10.

5

10

15

20

25

30

35

In this embodiment, a large-sized copper foil is used as the base 10, and a laminate of two large-sized bases 10 is used as a support. The bases 10 are laminated by joining narrow sites along the peripheries of the bases 10 to each other using an adhesive. When the bases 10 are subsequently separated from each other, they are cut inside the adhered sites.

As shown in Fig. 1B, open holes 12a are formed in the insulating layers 12. The open holes 12a are formed so as to be situated at the locations corresponding to electrodes of a semiconductor element to be mounted on a finished wiring substrate and have a size adapted to a diameter of a solder bump to be joined to the electrode. The holes 12a can be formed by laser machining or etching the insulating layer 12. It is preferred that the open holes 12a are formed so as to have tapered interior faces providing a larger diameter at the opening side rather than at the bottom located on the insulating layer 10, as illustrated in the drawing.

As shown in Fig. 1C, using the insulating layers 12 having the open holes 12a provided as masks, the bases 10 are chemically etched, to thereby create concavities 16 for bump formation. By isotropically etching the base 10 from the bottoms of the open holes 12a, which have a

circular cross section, each concavity is formed to have a semispherical interior face and have a diameter at the interface with the insulating layer 12, which is larger than the bottom diameter of the hole 12a provided in the insulating layer 12, as illustrated in the drawing.

5

10

15

20

25

30

35

As shown in Fig. 1D, a barrier metal film 18 is formed on the interior face of each of the concavities 16 by electroplating using the base 10 as a plating power supply layer. The barrier metal film 18 is provided so as to cover the entire interior face of the concavity 16, and blocks the formation of a compound phase at the interface between the base 10 of copper and a solder bump. The barrier metal film 18 can be formed by plating with nickel or cobalt. As the barrier metal film 18, a metal, which can be easily removed by etching without etching solder, is used, because the barrier metal film 18 is removed by etching at a subsequent step.

As shown in Fig. 1E, by electroplating using the base 10 as a plating power supply layer, the concavities 16 having the interior faces provided with the barrier metal film 18 (Fig. 1D) are filled with solder 20. As illustrated, the solder plating takes place in such a manner that the solder 20 fully fills the concavity 16, and partially protrudes into the hole 12a in the insulating layer 12. The protrusion of the solder 20 into the hole 12a makes a solder bump hard to be removed from a wiring substrate.

The formation of a plurality of layers of wiring pattern on the base 10 is illustrated in Figs. 1F to 1I.

As shown in Fig. 1F, a barrier layer 22 is formed on the surface of the solder 20 filled in the concavity 16 (Fig. 1D) by electroplating using the base 10 as a plating power supply layer, and a copper layer 24 is then formed on the barrier layer 22, which fills the hole 12a (Fig. 1C) and covers the surface of the insulating layer 12, by electroless plating and electroplating with copper. The barrier layer 22 is formed of plated nickel,

and serves to block the formation of a compound phase between the solder 20 and a copper layer 24. The copper layer 24 on the insulating layer 12 is then etched to form a wiring pattern (first wiring pattern) 24a having a given pattern, as shown in Fig. 1G.

5

10

15

20

25

30

35

Subsequently, a resin film is laminated to the insulating layer 12 to form a second insulating layer 13 covering the wiring pattern 24a, and via holes 26 are formed in the insulating layer 13 by laser machining, as shown in Fig. 1H. The via holes 26 in the insulation layer 13 may be formed by a method in which an insulating layer is formed of a photosensitive resin film, which is then exposed and developed.

As shown in Fig. 1I, a second wiring pattern 24b is formed by forming a plating seed layer (not shown) on the surface of the insulating layer 13 and inside the via holes 26 (Fig. 1H), forming a copper layer, which fills the via holes 26 and covers the insulating layer 13, by electroplating with copper using the base 10 as a plating power supply layer, and etching the copper layer to provide it with a given pattern. The copper material filled in the via holes 26 forms vias 28, through which the first wiring pattern 24a is electrically connected to the second wiring pattern 24b. The plating seed layer on the insulating layer 13 and inside the via holes 26 may be formed by, for example, electroless plating or a sputtering process.

As shown in Fig. 1J, lands 32, to each of which an external connecting terminal is to joined, are formed by coating the insulating layer 13 and the second wiring pattern 24b with a passivation layer 30 of, for example, a solder resist, and patterning the passivation layer 30 to expose parts of the underlying wiring layer 24b. The land 32 is provided with protective plating film 32a of nickel, gold or the like.

Fig. 1K shows one of the bases 10 separated from the laminate of two large-sized bases by cutting the laminate

```
along the inside of the sites adhering the two bases, with a
                     along the inside of the sites adhering the two pases; the sites adhering the two pases; the mith a side; with a side of the sites adhering the two pieces adhering the two pases; the side of the sites adhering the two pases; the side of the side of the provided; on its one side; with a side of the provided; in the pathodisment in the pases; the side of the 
                                           base 10 separated being provided, on its one side, with the embodiment illustrated in the embodiment and lande in the given number (two in the wiring nattern and lande in drawing) of lavere of wiring nattern and lande in the given number that the contraction of lavere of wiring nattern and lande in the given number that the contraction of lavere of wiring nattern and lande in the given number that the contraction of lavere of wiring nattern and lande in the given number that the contraction of lavere of wiring natural number that the contraction of lavere of wiring natural number that the contraction of lavere of wiring natural number that the contraction of lavere of wiring natural number that the contraction of lavere of wiring natural number that the contraction of lavere of wiring natural number that the contraction of lavere of of lavere
                                                           given number (two in the embodiment illustrated in the top drawing) of layers of wiring pattern and lands in drawing of wiring pattern and lands in the top drawing) of layers of wiring pattern and lands in the top layers of wiring pattern and lands in the top drawing of wiring pattern and layers of wiring pattern and layer of wiring pattern
                                                                                                                                                                               of wiring Pattern. removed by etching, as shown in the hard horoin the hard ho
                                                                                                           The base 10 is then removed by etching, the base 10 the embodiment described herein, film 18 is In the embodiment and the harrier metal film 18 is 11. In the embodiment and the harrier metal film 18 is 12.
                                                                                                                                 Fig. In the embodiment described herein, the base 10

the
                                                                                                                                              or nickel or copalt material, which the base 10 can be the base 10. Thus, expose the solder 20 etchant for etchant has etching. The thereby expose the solder and etchant has etching.
                                                                                layer of wiring Pattern.
                                                                                                                                                                                    etchant for the pase to thereby expose the solder 20 termoved by etching; metal film 18 removed by etching to harrior metal film 18
                                                                                                                                                                                                                                                                                                     ted with the parrier metal film 18. The film 18 on the parrier metal film 18. The film 18 on the parrier metal film 18. The film 18 on the parrier metal film 18. The film 18 on the parrier metal film 18. The film 18 on the parrier metal film 18. The parrier metal 
                                                                                                                                                                                                                                    As snown in Fig. 1L) is then selectively etched to be the solder 20 (Fig. a mass of wiring substrates the solder and to provide a mass of wiring substrates
                                                                                                                                                                                                    covered with the parrier metal film 18.
5
                                                                                                                                                                                                                                                     the solder 20 (Fig. IL) as then selectively etched to provide a mass of wiring substrates a mass of wiring the solder and to provide a mass of wiring the solder and to provide a mass of wiring the solder and to provide a mass of wiring the solder and to provide a mass of wiring the solder and to provide a mass of wiring the solder and the solder and
                                                                                                                                                                                                                                                                     removed and to provide a mass or wiring substrates having fabricated therefrom the wiring embetrates having
                                                                                                                                                                                                                                                                                                        separated therefrom, the wiring substrates having the surface of the surface of the surface of the wiring substrates having the surface of the substrates having the wiring substrates having is can be wiring substrates having in the wiring substrates having in the surface of the substrates having in the substrates having in the substrates having in the substrates having in the substrates having the substrates having the substrates having the substrates having and having substrates having and having substrates having the substrates having the substrates having and having substrates having subs
                                                                                                                                                                                                                                                                                     tapricated integrally on the large-sized base 10 are wiring substrates having the wiring substrates having the wiring substrated therefrom, and are transfer himself the separated therefrom the separated therefore the separated the separat
                                                                                                                                                                                                                                                                                                                        spherical solder bumps 20a protruding from the surface of metal film 18 can be 12. The barrier metal film 18 can be the insulating layer have atching the insulating removed have atching
                                                                      10
                                                                                                                                                                                                                                                                                                                                                                                                                                            the removed by etching. The along along the street are out along the removal of the enhance are out after the removal wiring enhanced are are out after the removal of the enhanced are out.
                                                                                                                                                                                                                                                                                                                                                                           After the removal of the barrier metal rilms along substrates are cut, along substrates are cut, arates are cut, along substrates are cut, arates are cut, ara
                                                                                                                                                                                                                                                                                                                                                                                        integrally fabricated wiring substrates are cut, along substrates.

integrally fabricated into individual wiring in which a semiconductor device in which a semiconductor device in which a predetermined lines, aemiconductor device in which a semiconductor device in the semic
                                                                                                                                                                                                                                                                                                                                           Selectively removed by etching.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            arermined lines, luco lucividual miring substrate in which a semiconductor device in which a Fig.
                                                                                                                                                                                                                                                                                                                                                                                                                            Fig. 2 shows a semiconductor device in which a semiconductor device in the semiconductor device in the
                                                                                                                                                                                                                                                                                                                                                                                                                                              Wiring substrate 40 thereon. In this semiconductor the wiring element 50 mounted thereon alement so is mounted the semiconductor alement.
                                                                                                                                                            15
                                                                                                                                                                                                                                                                                                                                                                                                                                                               element 50 mounted thereon. In this semiconductor device the semiconductor element 50 is mounted on the wiring the semiconductor element 50 is mounted on the the semiconductor element of alactrodes 50 arounded the semiconductor element 50 arounded the semiconductor element 50 arounded the semiconductor element 50 arounded the wiring the semiconductor element 50 arounded the semiconductor element 50 around
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 the semiconductor element 50 is mounted on the wiring on the substrate 40 by joining to the entrement 50 in the entrement 50 i
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               Substrate 40 by joining electrodes 52 provided on the the solder bumps 20a on made the solder terminals 42 made the solder terminals 42 made semiconductor element 50 to connection terminals semiconductor and external connection terminals are semiconductor and external connection terminals.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  semiconductor element 50 to the solder bumps 20a on the the solder bumps 20a 42 made and the solder bumps 20a on the solder bands are to the lands and solder bands are to the lands and solder bands are to the lands and solder bands are to the substrate aramnia and are to the solder bumps 20a on the solder bumps 20a o
                                                                                                                                                                                                                                            20
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     substrate 40, and external connecting terminals 42 made

substrate 40, and external connecting terminals 1 lands 32

with the external connecting terminals 42 made

to the lands 32

with the external connection

of, for example, films 32a. with the external connection

of, for protective films 32a.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               of for example, solder balls are joined to the connecting with the external connecting films 32a, with the external to the having protective films also connected to the having protective plactrically connected to the lands 32 are joined to the connecting with the external connection with
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     naving procective riling alectrically connected to the terminals being electrically connected to the
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      conductor element 50. according to the invention, himne above, according to the invention, himne as described above, according to the invention, himne
                                                                                                                                                                                                                                                                                                                                   25
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     As described above, according to the invention, the wiring substrate is produced by forming and forming a wiring the hase in as a summort, and forming a wiring substrate is produced by a summort.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     Wiring substrate is produced by forming a forming a substrate is produced by forming a support, and forming a 20a using the base 10 as a support.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        semiconductor element 50.
                                                                                                                                                                                                                                                                                                                                                                                                                      30
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            35
```

plurality of layers of wiring pattern 24a, 24b using also the base 10 as a support. On this account, the solder bumps 20a and the wiring patterns 24a, 24b can be formed in such a manner that they are securely held in place so as not to be displaced during the fabrication, which allows the wiring substrate to be produced with high precision. Highly precise alignment is required in the case where solder bumps are formed aligning with electrodes of a semiconductor element, which have a small size and are arranged with a small pitch. According to the invention, which makes a wiring substrate using a base material, a wiring substrate can be produced with required precision and with ease.

5

10

15

20

25

30

35

The invention has an advantage that a wiring substrate provided with necessary wiring patterns and solder bumps can be obtained efficiently and with ease by forming a stack of wiring patterns with intervening insulating layers on one side of a base, and then dissolving the base for removal.

According to the method of the invention, in which barrier metal films are provided on the interior faces of concavities for bump formation in a base, a compound phase is not formed between the base and a solder material filled in the concavity even when a heat treatment takes place during the production of a wiring substrate. On this account, the problem of the discoloration of solder bumps during the production of a wiring substrate can be securely eliminated, resulting in the enhanced reliability of the junction of the solder bumps to electrodes of a semiconductor element to be mounted on the wiring substrate.

Also, according to the method of the invention, solder bumps are formed by filling a solder material in concavities formed in a base, which is subsequently removed from a finished wiring substrate, and partially in holes in an insulating layer located on the base, each of the concavities having an opening, through which it

communicates with the hole and which has a diameter smaller than that of the concavity at the interface with the insulating layer. Thus, the wiring substrate produced according to the method of the invention has an advantage that the solder bumps are securely supported by the constriction at the boundary between the semispherical bump portion protruding from the insulation layer and the portion of the solder material buried in the hole of the insulation layer and, therefore, the bumps can be securely engaged to the main body of the substrate and can be prevented from being detached or removed from the wiring substrate even if the contacting area between the bump and the main body of the substrate is insufficient.

5

10

15

20

25

30

35

Although, in the embodiment of the invention referred to above, a laminate of two bases is used for a support for the simultaneous, efficient manufacture of wiring substrates on both sides of the laminate, it is also possible to use a single base for the manufacture of a wiring substrate according to the invention.

Further, it is also possible to fill the concavities for bump formation in a base with plated gold or the like, in place of plated solder as used in the embodiment referred to above, to provide a wiring substrate having bumps of a material other than solder, which are securely fixed to the substrate.

Also, although a subtractive process is used for the formation of wiring patterns in the embodiment referred to above, a method of the wiring pattern formation is not limited thereto, and a wiring pattern may be formed on an insulating layer using an additive process, a semiadditive process or the like.

As described, according to the method for producing a wiring substrate of the invention, in which a barrier metal film is formed on the interior face of a concavity in a base prior to the filling of the concavity with solder to form a bump, the formation of a compound phase at the interface between the base and the solder bump can

be prevented, and the discoloration of the bump can also be prevented, to thereby provide a wiring substrate having bumps with high joining reliability. In addition, according to the method of the invention, the resin film used for the formation of solder bumps in the base is also used as an insulating layer for the formation of wiring pattern, which allows a wiring substrate having a plurality of layers of wiring patterns, with intervening insulating layers, to be easily manufactured.

5